I have noticed this and it finally bugs me enough that I want to ask. In digital and embedded systems, why is the reset signal always negative logic? Is there a reason why almost everyone uses ...